






USE NPO or COG type decoupling capacitors !!!!!
Solder them on their side !!! to decrease parasitic capacitance




For DIY only. No commercial use allowed
Thierry GRAUSS
 File: Motherboard.sch
 Sheet: /
Title: Motherboard DAC
 Size: A4 Date: 27 may 2011
 KiCad E.D.A. eeschema (2011-04-29 BZR 2986)-stable
 Rev: 0
 Id: 1/18





Thierry GRAUSS		
File: Digital_Filter.sch		
Sheet: /Digital_Filter/		
Title: PMD100 digital filter		
Size: A4	Date: 27 may 2011	Rev: 0
KiCad E.D.A. eeschema (2011-04-29 BZR 2986)-stable		Id: 2/18




Thierry GRAUSS		
File: Shunt_+5V.sch		
Sheet: /Digital Filter/PMD100_VCC2/		
Title: Shunt regulator +5V		
Size: A4	Date: 27 may 2011	Rev: 0
KiCad E.D.A. eeschema (2011-04-29 BZR 2986)-stable		Id: 3/18






Thierry GRAUSS		
File: Shunt_+5V.sch		
Sheet: /Digital Filter/PMD100_VCC1/		
Title: Shunt regulator +5V		
Size: A4	Date: 27 may 2011	Rev: 0
KiCad E.D.A. eeschema (2011-04-29 BZR 2986)-stable		Id: 4/18



Thierry GRAUSS		
File: Filter.sch		
Sheet: /Filter/		
Title: TAS3103A filter		
Size: A4	Date: 27 may 2011	Rev: 0
KiCad E.D.A. eeschema (2011-04-29 BZR 2986)-stable		Id: 5/18



File: Shunt_+3.3V.sch		
Sheet: /Filter/TAS3103_VCC/		
Title:		
Size: A4	Date: 27 may 2011	Rev:
KiCad E.D.A. eeschema (2011-04-29 BZR 2986)-stable		Id: 6/18



Filtres IIR :
 $outL = a0 \cdot inL + a1 \cdot inL1 + a2 \cdot inL2 - b1 \cdot outL1 - b2 \cdot outL2$;
 $outR = a0 \cdot inR + a1 \cdot inR1 + a2 \cdot inR2 - b1 \cdot outR1 - b2 \cdot outR2$;

Coefficients courbe RIAA :
<http://jiltepee.fortunecity.com/riaafilter/index.html>

Anti rumble high pass filter for vinyl :
 - Chebyshev high pass : 36dB/octave @ 20Hz / BW : 20, gain -0,743dB
 - Butterworth high pass : 48dB/octave @ 20Hz

Utiliser au moins une precision de 15 decimales


Keep FPGA_CONFIG_CCLK and FPGA_CONFIG_MOSI short


INIT_B :
 0 = FPGA in reset state
 can not begin config until signal deasserted,
 if asserted during confi, then error

Ne pas oublier convertisseur 5V/3.3V pour sortie PMD100

PROG_B :
 0 = RESET FPGA,
 deasserting signal = begin config FPGA

DONE :
 1 = FPGA configuration success





For PCB layout :
<http://focus.ti.com/lit/ds/symlink/tps75003.pdf>

Thierry GRAUSS		
File: Supply_FPGA.sch		
Sheet: /FPGA/Supply_FPGA/		
Title: FPGA triple power supply		
Size: A4	Date: 27 may 2011	Rev: 0
KiCad E.D.A.	eeschema (2011-04-29 BZR 2986)-stable	Id: 8/18

Calcul impedance des pistes : http://www.mantaro.com/resources/impedance_calculator.htm#differential_microstrip_impedance

Regles a respecter pour diminuer EMI : http://www.hotconsultants.com/techtips/red_flags.html

Router USB : http://www.usb.org/developers/docs/hs_usb_pdg_r1_0.pdf

et http://www.atmel.com/dyn/resources/prod_documents/doc7633.pdf

Schematic check list pour AVR32 : http://www.atmel.com/dyn/resources/prod_documents/doc32090.pdf

Place USB host controller, CPU, ethernet and major components on the board
Route high speed diff pairs first and away from clocks and periodic signals and I/O connectors

Minimum length for diff pairs
Minimum number of via and corners for diff pairs

Use 45 degrees angles and not 90 degrees

Do not route diff pairs under/near crystals, oscillators, magnetic devices, IC that use clocks...

Route traces over a solid ground plane

Maintain // for diff pair traces

Diff pairs must have 90R differential impedance

distance of diff pair end periodic signal > 50 mils

distance of diff pairs and non periodic signal traces > 20 mils


length mismatch of diff pairs < 150 mils

put the ESD (PGB0010603MR) diodes as close as possible to the connector

keep traces at least 20*(height over the plane) from the edge of the plane (>90 mils from edge for a 4 layer board)


for a 4 layer board with signal layer on the outside, use 7.5 mils spacing with 7.5 mils traces to give a 90R diff impedance

I2C base address
0x22 : SI4734 /SEN=0
0x30 : left volume
0x31 : right volume
0x6B : TAS3103A
0xAC : S1570



Decoupling capacitors. For placement, see : http://www.atmel.com/dyn/resources/prod_documents/doc32090.pdf

Thierry GRAUSS			
File: CPU.sch			
Sheet: /CPU/			
Title: CPU			
Size: A3	Date: 27 may 2011	Rev: 0	
KiCad E.D.A.	eeschema (2011-04-29 BZR 2986) - stable	Id: 9/18	




File: Shunt_+3.3V.sch		
Sheet: /CPU/CPU_VCC/		
Title:		
Size: A4	Date: 27 may 2011	Rev:
KiCad E.D.A. eeschema (2011-04-29 BZR 2986)-stable		Id: 10/18


Pour layout PCB USB : cf. http://www.atmel.com/dyn/resources/prod_documents/doc7633.pdf
 et http://www.usb.org/developers/docs/hs_usb_pdg_r1_0.pdf

- Place USB host controller, CPU, ethernet and major components on the board
- Route high speed diff pairs first and away from clocks and periodic signals and I/O connectors
- Minimum length for diff pairs
- Minimum number of via and corners for diff pairs
- Use 45 degrees angles and not 90 degrees
- Do not route diff pairs under/near crystals, oscillators, magnetic devices, IC that use clocks...
- Route traces over a solid ground plane
- Maintain // for diff pair traces
- Diff pairs must have 90R differential impedance
- distance of diff pair and periodic signal > 50 mils
- distance of diff pairs and non periodic signal traces > 20 mils
- length mismatch of diff pairs < 150 mils
- put the ESD (PGB0010603MR) diodes as close as possible to the connector


keep traces at least 20*(height over the plane) from the edge of the plane (>90 mils from edge for a 4 layer board)
 for a 4 layer board with signal layer on the outside, use 7.5 mils spacing with 7.5 mils traces to give a 90R diff impedance



Thierry GRAUSS		
File: USB_FTDI.sch		
Sheet: /CPU/USB_FTDI/		
Title: UDB serial adapter		
Size: A4	Date: 27 may 2011	Rev: 0
KiCad E.D.A. eeschema (2011-04-29 BZR 2986)-stable		Id: 11/18




File: Shunt_+3.3V.sch		
Sheet: /CPU/USB_FTDI/FTDI_VCC/		
Title:		
Size: A4	Date: 27 may 2011	Rev:
KiCad E.D.A. eeschema (2011-04-29 BZR 2986)-stable		Id: 12/18





<http://fr.mouser.com/ProductDetail/Ramtron/FM25VN10-G/?qs=sGAEpiMZZMtsPi73Z94q0GpAFMmSwi1jc54VUgbrBQ%3d>


Thierry GRAUSS		
File: SPL_FERAM.sch		
Sheet: /CPU/SPL_FERAM/		
Title: Module FeRAM		
Size: A4	Date: 27 may 2011	Rev: 0
KiCad E.D.A.	eeschema (2011-04-29 BZR 2986)-stable	Id: 13/18



File: Shunt_+3.3V.sch		
Sheet: /CPU/SPL_FERAM/FERAM_VCC/		
Title:		
Size: A4	Date: 27 may 2011	Rev:
KiCad E.D.A. eeschema (2011-04-29 BZR 2986)-stable		Id: 14/18



Thierry GRAUSS		
File: SRAM.sch		
Sheet: /CPU/SRAM/		
Title: Module SRAM		
Size: A4	Date: 27 may 2011	Rev: 0
KiCad E.D.A.	eeschema (2011-04-29 BZR 2986)-stable	Id: 15/18



File: Shunt_+3.3V.sch		
Sheet: /CPU/SRAM/SRAM_VCC/		
Title:		
Size: A4	Date: 27 may 2011	Rev:
KiCad E.D.A. eeschema (2011-04-29 BZR 2986)-stable		Id: 16/18

Distance entre PHY et connecteur > 25mm (1 inch) et < 100mm (4 inches)
 Quartz+condensateurs < 12mm (500mils) de PHY
 Condensateurs decouplage < 7mm (280mils) de PHY
 PHY et paires differentielles > 25mm (1 inch) du bord du PCB
 Resistances 49,9R < 10mm (400mils) de PHY
 Paires differentielles doivent correspondre en longueur dans les 6mm max de difference (240mils)

PAS DE PLAN DE MASSE SOUS TX ET RX ET SOUS LE CONNECTEUR !!!!

Ne pas router TX et RX pret d'autres pistes
 Ne pas faire passer TX et RX sous un composant
 Maintenir une distance entre TX et RX et les composants > 5x la distance entre les separations des pistes de la paire
 RBIAS < 7mm (280mils) de PHY


4 thermal vias sous le PHY (cf datasheet)

Pour TX et RX, impedance differentielle doit etre = 100R
 TX et RX doivent avoir des pistes symetriques

PHY > 2inches du bord du PCB
 Pas de piste // a TX et RX a moins de 100mils (mieux = 300 mils)
 Si angles, pas 90 degres, mais 2x45 degres

Pas de piste et via sous le quartz et ses pistes
 Pas de piste a moins de 90 mils du bord du plan de masse


Pas de terminaison serie sur la MII,
 donc garder connection MII/MAC tres courte



Quartz : EUROQUARTZ
 25.000MHZ 49USMX/30/50/40/18PF/ATF
<http://fr.farnell.com/euroquartz/25-000mhz-49usmx-30-50-40-18pf-atf/crystal-25-000mhz/dp/1640907>

ETHERNET_VCC
 Sheet: Ethernet_VCC
 File: Shunt_+3.3V.sch

Thierry GRAUSS		
File: ethernet.sch		
Sheet: /CPU/ethernet/		
Title: Ethernet		
Size: A4	Date: 27 may 2011	Rev: 0
KiCad E.D.A. eeschema (2011-04-29 BZR 2986)-stable		Id: 17/18



File: Shunt_+3.3V.sch		
Sheet: /CPU/ethernet/Ethernet_VCC/		
Title:		
Size: A4	Date: 27 may 2011	Rev:
KiCad E.D.A. eeschema (2011-04-29 BZR 2986)-stable		Id: 18/18